Intel B940 Ficha Técnica Página 219
- Página / 360
- Índice
- MARCADORES
Avaliado. / 5. Com base em avaliações de clientes
Datasheet, Volume 2 219
Processor Configuration Registers
2.15.34 VTPOLICY—DMA Remap Engine Policy Control
This registers contains all the policy bits related to the DMA remap engine.
B/D/F/Type: 0/0/0/VC0PREMAP
Address Offset: FFC–FFFh
Reset Value: 00000000h
Access: RW-L
Bit Attr
Reset
Value
Description
31 RW-L 0b
DMA Remap Engine Policy Lock-Down (DMAR_LCKDN)
This register bit protects all the DMA remap engine specific policy
configuration registers. Once this bit is set by software all the DMA remap
engine registers within the range F00h to FFCh will be read-only. This bit can
only be clear through platform reset.
30 RW-L 0b
DMA Remap Engine Policy Control (DMAR_CTL)
lt_gv_vt_scr_reserved_fault_en.
0 = "Default" Hardware support's reserved field programming faults in root,
context and page translation structure (that is, fault code of Ah, Bh, Ch).
1 = Hardware ignores reserved field programming faults in the root, context
and page translation structure.
29:23 RW-L 00h Reserved
22 RW-L 0b
Lookup Policy TLB Invalidation (LKUPPOLTLBINVL)
VC0/VCp Remap Engine TLB Lookup Policy On TLB Invalidation.
1 = Mask all TLB Lookup to VC0/VCp remap engine during TLB Invalidation
Window.
0 = Continue to perform TLB lookup to VC0/VCp remap engine during TLB
Invalidation Window.
TLB Invalidation Window refers to the period from when the TLB Invalidation
is initiated until all the outstanding DMA read and write cycles at the point of
TLB Invalidation are initiated are Globally Ordered.
21 RW-L 0b
PEG1 VC0 Read Hit Queue Throttling (PEG1VC0RDHTQT)
1 = Throttle the outlet PEG0 VC1 Read Hit Queue to fill up the queue.
0 = No throttling at the outlet of the PEG1 VC0 Read Hit Queue.
20 RW-L 0b
PEG1 VC0 Write Queue Throttling (PEG1VC0WRHTQT)
1 = Throttle the outlet PEG1 VC0 Write Hit Queue to fill up the queue.
0 = No throttling at the outlet of the PEG1 VC0 Write Hit Queue.
19 RW-L 0b
PEG0 VC0 Read Hit Queue Throttling (PEGVC0RDHTQT)
1 = Throttle the outlet PEG0 VC0 Read Hit Queue to fill up the queue.
0 = No throttling at the outlet of the PEG0 VC0 Read Hit Queue.
18 RW-L 0b
PEG0 VC0 Write Queue Throttling (PEGVC0WRHTQT)
1 = Throttle the outlet PEG0 VC0 Write Hit Queue to fill up the queue.
0 = No throttling at the outlet of the PEG0 VC0 Write Hit Queue.
17 RW-L 0b
DMI VCp Hit Queue Throttling (DMIVCPHTQT)
1 = Throttle the outlet DMI VCp Hit Queue to fill up the queue.
0 = No throttling at the outlet of the DMI VCp Hit Queue.
16 RW-L 0b
DMI VC0 Read Hit Queue Throttling (DMIVC0RDHTQT)
1 = Throttle the outlet DMI VC0 Read Hit Queue to fill up the queue.
0 = No throttling at the outlet of the DMI VC0 Read Hit Queue.
15 RW-L 0b
DMI VC0 Write Queue Throttling (DMIVC0WRHTQT)
1 = Throttle the outlet DMI VC0 Write Hit Queue to fill up the queue.
0 = No throttling at the outlet of the DMI VC0 Write Hit Queue.
14 RW-L 0b
PEG1 Context Cache TLBR (PEG1CTXTTLBR)
This is a TLBR policy bit for PEG1VC0 Context Cache
13 RW-L 0b
PEG1 L1 TLBR (PEG1L1TLBR)
This is a TLBR policy bit for PEG1VC0 L1 Cache
- Datasheet – Volume 2 1
- Legal Lines and Disclaimers 2
- Contents 3
- 4 Datasheet, Volume 2 4
- Datasheet, Volume 2 5 5
- 6 Datasheet, Volume 2 6
- Datasheet, Volume 2 7 7
- 8 Datasheet, Volume 2 8
- Datasheet, Volume 2 9 9
- 10 Datasheet, Volume 2 10
- Datasheet, Volume 2 11 11
- Revision History 12
- 1 Introduction 13
- Introduction 14
- 2 Processor Configuration 15
- 2.2 System Address Map 17
- 18 Datasheet, Volume 2 18
- 2.2.1 Legacy Address Range 19
- Datasheet, Volume 2 21 21
- 2.2.2.2 TSEG 22
- 2.2.2.5 Pre-allocated Memory 23
- 2.2.2.7 Intel 24
- Management Engine (Intel 24
- ME) UMA 24
- Datasheet, Volume 2 25 25
- 2.2.2.10 High BIOS Area 26
- Datasheet, Volume 2 27 27
- 2.2.3.1 Programming Model 28
- HOST/SYSTEM VIEW 29
- PHYSICAL MEMORY 29
- (DRAM CONTROLLER VIEW) 29
- Datasheet, Volume 2 33 33
- 34 Datasheet, Volume 2 34
- 2.2.9 I/O Address Space 35
- 36 Datasheet, Volume 2 36
- Datasheet, Volume 2 37 37
- 2.4 Configuration Mechanisms 38
- Datasheet, Volume 2 39 39
- 40 Datasheet, Volume 2 40
- Datasheet, Volume 2 41 41
- 42 Datasheet, Volume 2 42
- Datasheet, Volume 2 43 43
- 2.6 I/O Mapped Registers 44
- 2.7.6 CC—Class Code Register 49
- TXT Lockable 54
- 1:0 to 11b 56
- 4) from 58
- B0h, bits 15:4) 58
- 2.8 MCHBAR Registers 66
- 00h RW 67
- Register Symbol Register Name 67
- 208–209h 73
- 20A–20Bh 74
- 24D–24Fh 74
- 250-251h 75
- 252–255h 76
- 256–257h 77
- 258–25Ah 77
- 269–26Eh 79
- 298–29Bh 82
- 29C–29Fh 84
- 2B4–2B7h 84
- 600–601h 86
- 602–603h 86
- 604–605h 86
- 64D–64Fh 88
- 650–651h 88
- 652–655h 89
- 656–657h 90
- 658–65Ah 90
- 660–663h 91
- 6B4–6B7h 93
- C20–C27h 94
- 1001–1002h 94
- 1004–1005h 95
- 101E–101Fh 100
- Register 107
- 10EC–10EDh 108
- 2C20–2C22h 109
- 2.9 EPBAR Registers 110
- 2.10 PCI Device 1 Registers 115
- PCI device 117
- Port Command Register 140
- 11:10 RW-O 11b 143
- OS's during run time 155
- 104–107h 156
- 108–10Bh 157
- 10C–10Dh 157
- 110–113h 158
- 23 RO 0b Reserved 158
- 114–117h 158
- 11A–11Bh 159
- 2.12 DMIBAR Registers 161
- Declaration Capability 169
- 2.13.6 CC—Class Code Register 177
- Range Address Register 179
- GMADR register 180
- 2.14 Device 2 I/O Registers 183
- 100–107h 211
- 108–10Fh 212
- 200–20Fh 214
- F00–F03h 215
- F04–F07h 216
- Dedication 217
- F08–F0Bh 218
- FFC–FFFh 219
- 2.16 DMI VC1 REMAP Registers 221
- 2.17.2 GFXPLL1—GFX PLL BIOS 254
- 2.18 GFXVTBAR Registers 255
- Address Register 281
- 2.19 PCI Device 6 Registers 288
- 2.19.45 RSTS—Root Status 327
- 2.21 Intel 332
- Specific Registers 332
- 110–117h 333
- 330–337h 333
- Lower Half Register 334
- Upper Half Register 334
- QuickPath Architecture 335
- System Address Decode 335
- Register Description 335
- QPI Link 0 Registers 340
- QPI Physical 0 Registers 341
- 3.4 PCI Standard Registers 342
- 3.4.4 CCR—Class Code Register 344
- Identification Register 345
- 3.4.7 PCICMD—Command Register 346
- 3.5.1 MAX_RTIDS 349
- 3.6.1 SAD_PAM0123 349
- 3.6.2 SAD_PAM456 351
- 3.6.3 SAD_HEN 352
- 3.6.4 SAD_SMRAM 353
- 3.6.5 SAD_PCIEXBAR 354
- 3.7 Intel 356
- QPI Link Registers 356
- 3.8 Intel 357
- QPI Physical Layer Registers 357
- 360 Datasheet, Volume 2 360
Manuais e produtos relacionados com Processadores Intel B940
Processadores Intel core 2 Duo T5850 Especificações
(292 páginas)
(292 páginas)
Processadores Intel AT80569KJ073N Ficha Técnica
(102 páginas)
(102 páginas)
LG 17MB15P-B manuales
Manuales del propietario y guías del usuario para No LG 17MB15P-B.
Ofrecemos 1 manuales en pdf LG 17MB15P-B para descargar gratis por tipos de documentos: Manual de usuario
Tabla de contenidos
Más productos y manuales para No LG
| Modelos | Tipo de documento |
|---|---|
| RT-32LZ50W |
Manual de usuario
LG RT-32LZ50W Owner’s Manual,
36 paginas
|
| XQB70-16SG |
Manual de usuario
LG XQB70-16SG,XQB70-17SG 产品说明书 [en] ,
31 paginas
|
| MH1440S |
Manual de usuario
LG MH1440S دليل المالك,
34 paginas
|
| DM5360 |
Manual de usuario
LG DM5360 Owner’s Manual [en] ,
42 paginas
|
| MF-FM30E1K | Manual de usuario LG MF-FM30E1K Brukermanual, 66 paginas |
| G07SK |
Manual de usuario
LG G07SK Owner's manual,
19 paginas
|
| LAC-M1501 |
Manual de usuario
LG LAC-M1501 Руководство пользователя,
18 paginas
|
| LWC0961AHG |
Manual de usuario
LG LWC1264PHG,W07LC,LWC0961AHG,LWC0961PHG Руководство пользователя,
20 paginas
|
| WD-10160FU |
Manual de usuario
LG WD-10160FU Εγχειρίδιο Χρήσης,
28 paginas
|
| GR-V262SC |
Manual de usuario
LG GR-V262SC,GR-V292SC,GN-V262SCA Інструкція користувача,
16 paginas
|
| GSNC1865NU4 |
Manual de usuario
LG GS-C126E5U4 Owner's manual,
24 paginas
|
| MH-607YS | Manual de usuario LG MH-607YS Instruktionsbogen [en] , 31 paginas |
| GC-299B.CSWQUKR |
Manual de usuario
LG GC-299B.CSWQUKR Owner's manual,
19 paginas
|
| GS-721F | Manual de usuario LG GS-721F 使用手冊, 24 paginas |
| LAC5900RIN |
Manual de usuario
LG LAC5900RIN Руководство пользователя,
16 paginas
|
| XQB50-358SN |
Manual de usuario
LG XQB50-358SN 产品说明书,
23 paginas
|
| PS-R450WN |
Manual de usuario
LG PS-R450WN,PS-R451WN 产品说明书,
26 paginas
|
| 21FC2RG |
Manual de usuario
LG 21FC2RG Руководство пользователя [kk] [ru] [ua] ,
28 paginas
|
| 55LA960V |
Manual de usuario
LG 55LA960V Краткое руководство,
257 paginas
|
| MC-805DLA | Manual de usuario LG MC-805DLA Instruktionsbogen, 30 paginas |
© 2020, manymanuals-pt.com. Todos os direitos reservados. | 0.033 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentários a estes Manuais